ECE 120 Worksheet 15: LC-3 Control Unit

In this discussion, you will work with the LC-3 control unit defined in the appendix of Patt & Patel. In particular, you will extend the LC-3 ISA by introducing a new instruction, and will modify the microsequencer in order to extend the ISA.

The problems presented in this discussion are taken from final exams from prior semesters.

You may detach and keep the last two pages of this discussion booklet.
1. Extending the LC-3 ISA

You are charged with adding a new instruction, called ADS (add and store), to the LC-3 instruction set. This instruction adds two values, just like the ADD instruction, and stores the result to memory instead of the register file. The destination memory address is provided in the BaseR register specified by IR[11:9] bits (so M[BaseR] \( \leftarrow \) sum). The binary encoding of this instruction is:

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADS</td>
<td>1101</td>
</tr>
<tr>
<td>BaseR</td>
<td>10</td>
</tr>
<tr>
<td>SR 1</td>
<td>00</td>
</tr>
<tr>
<td>SR 2</td>
<td>00</td>
</tr>
</tbody>
</table>

**Register Mode**

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADS</td>
<td>1101</td>
</tr>
<tr>
<td>BaseR</td>
<td>10</td>
</tr>
<tr>
<td>SR 1</td>
<td>00</td>
</tr>
<tr>
<td>SR 2</td>
<td>00</td>
</tr>
</tbody>
</table>

**Immediate Mode**

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADS</td>
<td>1101</td>
</tr>
<tr>
<td>BaseR</td>
<td>10</td>
</tr>
<tr>
<td>SR 1</td>
<td>01</td>
</tr>
<tr>
<td>Imm5</td>
<td>00</td>
</tr>
</tbody>
</table>

**a)** In RTL form, give a sequence of (at most four) microinstructions that implement the execute phase of the ADS instruction. Make sure that your implementation does not modify any values in the general-purpose register file and does not set condition codes.

\[
\text{MDR} \leftarrow \text{SR1 + OP2} \quad \text{(notation used in P&P for ADD / AND)}
\]

\[
\text{MAR} \leftarrow \text{BaseR} \quad \text{(first two ops can be swapped)}
\]

\[
\text{M[MAR]} \leftarrow \text{MDR}
\]

Note that the first state—regardless of the order chosen—has to be #13 (matches the opcode—the first execute state for any instruction). The last state should be #16. The middle state can be any of those given as available in part (b).

**b)** Determine the control ROM microinstructions that implement the RTL statements from part (a). Complete the table below by filling in 0, 1, or \( x \) as appropriate. Use don’t cares wherever possible. Specify ROM addresses in decimal. Note that your first state number is implied by the decode strategy used in the P&P microarchitecture. Be sure to reuse the memory write state used by all other store instructions in the design (see the state diagram attached to the back of this document). If you need additional states, state numbers 55, 56, 57, and 58 are available for your use.

<table>
<thead>
<tr>
<th>ROM address</th>
<th>IRD</th>
<th>COND(3)</th>
<th>J(6)</th>
<th>LD.BEN</th>
<th>LD.MAR</th>
<th>LD.MDR</th>
<th>LD.IR</th>
<th>LD.PC</th>
<th>LD.REG</th>
<th>LC.CC</th>
<th>GateMARMUX</th>
<th>GateMDR</th>
<th>GateALU</th>
<th>GatePC</th>
<th>MARMUX</th>
<th>PCMUX(2)</th>
<th>ADDR1MUX</th>
<th>ADDR2MUX(2)</th>
<th>DRMUX(2)</th>
<th>SR1MUX(2)</th>
<th>ALUK(2)</th>
<th>MIO.EN</th>
<th>R.W</th>
</tr>
</thead>
<tbody>
<tr>
<td>13</td>
<td>0</td>
<td>000</td>
<td>***</td>
<td>0 0 1 0 0 0 0 0 0 0 1 0 xx xx xx xx 01 00</td>
<td>0 x</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>***</td>
<td>0</td>
<td>000</td>
<td>16</td>
<td>0 1 0 0 0 0 0 0 1 0 0 0 1 xx 1 00 xx 00 xx</td>
<td>0 x</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>0</td>
<td>001</td>
<td>16</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 xx xx xx xx xx 00 11</td>
<td>0 x</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>***</td>
<td>0</td>
<td>000</td>
<td>16</td>
<td>0 1 0 0 0 0 0 0 0 0 0 1 0 xx xx xx xx xx</td>
<td>0 x</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The last line is an alternate implementation for the second state.
2. Modifying the LC-3 Microsequencer

Add a new instruction, \texttt{LOGIC}, with opcode 1101, to the LC-3. The \texttt{LOGIC} instruction performs one of four logic operations (NAND, NOR, XOR, and OR) based on the IR[11:10] bits. To implement this new instruction, we need five new states in the LC-3 FSM and need to modify the microsequencer circuit. The first state performs a secondary decode phase before executing the four logic operations.

a) Use COND = 110 to determine the next state during the secondary decode phase of the logic operation. Adding at most four gates, modify the microsequencer circuit so that it can correctly decode the \texttt{LOGIC} instruction. A few modifications have already been made to give you a hint. Note that the INT and PSR[15] signals in the diagram are beyond the scope of our course.

Any bits can be modified, simplest might be just bits 5 and 0. Need to capture COND and IR[11] and IR[10], then modify one bit each for those two. The numbering below must then be based on which two bits of J were modified with IR[11:10] when COND = 110.

b) Based on your microsequencer circuit above, choose a set of viable next states for the execute phase states. Don’t worry if the states are already in use by the LC-3 FSM. Below is the solution when IR[11] is used in the far left NAND gate and IR[10] in the far right.