Combinational Logic Design

How do we create the specification?
Today’s lecture

- Combinational Logic
  - Different Representations of Boolean Functions (review)
- How to design any circuit
  - Write a truth table
  - Sum-of-Products implementation
  - Example
- Other gates you should know about (XOR, NAND, NOR)
- Divide-and-Conquer design
Combinational Logic

- **Definition:** Boolean circuits where the output is a pure function of the present input only.

- Circuits made up of gates, that don’t have any feedback
  - No feedback: outputs are not connected to inputs
  - If you change the inputs, *and wait for a while*, the correct outputs show up.
    - Real circuits have delays (more on this later)

- Can be represented by Boolean Algebra
These four representations of Boolean functions are informationally equivalent.

Relatively mechanical to translate between these formats.
Determining which function to create needs creative human intervention

- An English description/specification

Example: A sandwich shop has the following rules for making a good (meat) sandwich:

1. All sandwiches must have at least one type of meat.
2. Don’t put both roast beef and ham on the same sandwich.
3. Cheese only goes on sandwiches that include turkey.

Write a Boolean expression for the allowed combinations of sandwich ingredients using the following variables:

- $c = 1$, iff the sandwich has cheese
- $h = 1$, iff the sandwich has ham
- $t = 1$, iff the sandwich has turkey
- $r = 1$, iff the sandwich has roast beef
English → Truth Table example

- Most reliable method
  1. Write a truth table
  2. Every row evaluating to 1 becomes a term
  3. OR all the terms together

- This will give an un-optimized expression
  - (we can write computer programs to optimize expressions)
    - (or better yet, use the ones that other people wrote...)
  - (we can’t write programs to design circuits for us.)
An easy, useful form of Boolean expressions is called **Sum of Products (SOP)**

- A **sum of products (SOP)** expression contains:
  - only OR (sum) operations at the “outermost” level
  - Each term that is summed must be an AND (product) of literals

\[
f(x,y,z) = y' + x'yz' + xz
\]
SOP expressions create simple, two-level circuit designs

- Literals (includes complements) at “0th” level
- AND gates at the first level
- A single OR gate at the second level

$L(x,y,z) = y' + x'yz' + xz$
Truth tables $\rightarrow$ Boolean expressions

1. For each row in truth table where output is 1
   - Write a product term that is true for that set of inputs
     - And only for that set of inputs
     - This product will include each variable exactly once

   
<table>
<thead>
<tr>
<th>x</th>
<th>y</th>
<th>z</th>
<th>f(x,y,z)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

   $\Rightarrow$ $x'y'z$

2. OR all the product terms together

   $\text{product-term}_1 + \text{product-term}_2 + \text{product-term}_3 + \ldots$
Truth table → Boolean → gates example

Step 1. Write a truth table

Rules:
(1) must have at least one meat.
(2) not both roast beef and ham.
(3) cheese only if turkey.

Ingredients: c = cheese
h = ham
t = turkey
r = roast beef

Step 2. Every 1 becomes a term
Truth table $\rightarrow$ Boolean $\rightarrow$ gates example

<table>
<thead>
<tr>
<th>c</th>
<th>h</th>
<th>t</th>
<th>r</th>
<th>f(c,h,t,r)</th>
<th>(c'h't'r)</th>
<th>ch't'r'</th>
<th>ch't'r</th>
<th>ch't'r'</th>
<th>ch't'r'</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>c'h't'r</td>
<td>c'h'r</td>
<td>c'h'r</td>
<td>c'h'r</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>c'h't'r</td>
<td>c'h't'</td>
<td>c'h't'</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Step 3. OR all the terms together

\(c'h't'r' + c'h't'r' + c'h't'r + \ldots\)
Truth table → Boolean → gates example

c’h’t’r + c’h’t’r’ + c’h’t’r + c’ht’r’ + c’htr’ + ch’t’r’ + ch’t’r + chtr’

Step 4. Convert expression to 2 levels of gates
Truth table → Boolean → gates example

c'h't'r + c'h't'r' + c'h'tr + c'h't'r' + c'h'tr' + ch'tr' + ch'tr + chtr'

\[ (+ & 1) \]
Three other notable 2-input functions

- Remember this table?

<table>
<thead>
<tr>
<th>x</th>
<th>y</th>
<th>f0</th>
<th>f1</th>
<th>f2</th>
<th>f3</th>
<th>f4</th>
<th>f5</th>
<th>f6</th>
<th>f7</th>
<th>f8</th>
<th>f9</th>
<th>f10</th>
<th>f11</th>
<th>f12</th>
<th>f13</th>
<th>f14</th>
<th>f15</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
Three additional handy logical operations: NAND, NOR, and XOR

<table>
<thead>
<tr>
<th>Operation:</th>
<th>NAND (NOT-AND)</th>
<th>NOR (NOT-OR)</th>
<th>XOR (eXclusive OR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Expression Notation:</td>
<td>$(xy)' = x'+ y'$</td>
<td>$(x + y)' = x'y'$</td>
<td>$x \oplus y = x'y + xy'$</td>
</tr>
<tr>
<td>Truth table:</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$x$</td>
<td>$y$</td>
<td>$(xy)'$</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Logic gates:</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ (xy)' = x' + y' \]
\[ (x + y)' = x'y' \]
\[ x \oplus y = x'y + xy' \]
A two-input XOR gate’s output is true when exactly one of its inputs is true

<table>
<thead>
<tr>
<th>x</th>
<th>y</th>
<th>x ⊕ y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

- XOR generalizes as “an odd number of input variables are 1”

- Several fascinating properties of the XOR operation:

  \[
  x \oplus 0 = x \\
  x \oplus 1 = x' \\
  x \oplus x = 0 \\
  x \oplus x' = 1 \\
  x \oplus (y \oplus z) = (x \oplus y) \oplus z \\
  x \oplus y = y \oplus x \\
  m \oplus x \oplus x = m
  \]

  - [Associative]
  - [Commutative]
  - [Encryption with one-time pad]
\[ x \ XOR \ y = x' \ XOR \ y' \]

a) True
b) False
Divide-and-Conquer Design

- Consider the following problem
  - You are building a system to help avoid train collisions on subways.
  - Each of the 28 segments of track:
    - Senses if there is a train on it \( (T = 1) \) or no train \( (T = 0) \)
    - Has a red/yellow/green stoplight, where exactly 1 light is on at a time
      - The red light is on \( (R = 1) \) if there is a train in the next segment
      - Otherwise, yellow is on \( (Y = 1) \) if a train is 2 segments away
      - Else, green is on \( (G = 1) \)

- We could implement this as one big circuit.

\[
\frac{28}{2} = \frac{1}{4} \text{ Billion}
\]
Proximity sensor
Why would that be a bad idea?
Divide-and-Conquer Design

- Instead build a module:

- And replicate:
What is $Y(Xin, Yin)$?

a) $Xin \oplus Yin$
b) $Xin + Yin'$
c) $Xin' + Yin$
d) $Xin \cdot Yin'$
e) $Xin' \cdot Yin$
What is $G(Xin, Yin)$?

a) Xin OR Yin  
b) Xin NOR Yin  
c) Xin AND Yin  
d) Xin NAND Yin  
e) Xin XOR Yin